118 lines
3.6 KiB
C++
118 lines
3.6 KiB
C++
//
|
|
// Created by Luca on 8/30/2025.
|
|
//
|
|
|
|
#include "SHAL_GPIO.h"
|
|
#include "SHAL_EXTI_CALLBACK.h"
|
|
|
|
unsigned long getPinMode(PinMode mode){
|
|
switch(mode){
|
|
case PinMode::INPUT_MODE:
|
|
return 0b00;
|
|
case PinMode::OUTPUT_MODE:
|
|
return 0b01;
|
|
case PinMode::ALTERNATE_FUNCTION_MODE:
|
|
return 0b10;
|
|
case PinMode::ANALOG_MODE:
|
|
return 0b11;
|
|
case PinMode::INVALID:
|
|
assert(false);
|
|
return 0;
|
|
}
|
|
__builtin_unreachable();
|
|
}
|
|
|
|
|
|
|
|
|
|
GPIO::GPIO() : m_GPIO_KEY(GPIO_Key::INVALID){
|
|
//Do not initialize anything
|
|
}
|
|
|
|
GPIO::GPIO(GPIO_Key key, PinMode pinMode) : m_GPIO_KEY(key) {
|
|
|
|
SHAL_GPIO_Peripheral gpioPeripheral = getGPIORegister(key);
|
|
|
|
auto gpioRegister = gpioPeripheral.reg;
|
|
unsigned long registerOffset = gpioPeripheral.global_offset;
|
|
|
|
volatile unsigned long* gpioEnable = getGPIORCCEnable(key).reg;
|
|
unsigned long gpioOffset = getGPIORCCEnable(key).offset;
|
|
|
|
*gpioEnable |= (1 << gpioOffset); //Set enable flag
|
|
|
|
gpioRegister->MODER &= ~(0b11 << (2 * registerOffset)); //Clear any previous mode
|
|
gpioRegister->MODER |= (getPinMode(pinMode) << (2 * registerOffset)); //Set mode based on pinmode bit structure
|
|
}
|
|
|
|
void GPIO::setLow() {
|
|
auto gpioPeripheral = getGPIORegister(m_GPIO_KEY);
|
|
gpioPeripheral.reg->ODR &= ~(1 << gpioPeripheral.global_offset);
|
|
}
|
|
|
|
void GPIO::setHigh() {
|
|
auto gpioPeripheral = getGPIORegister(m_GPIO_KEY);
|
|
gpioPeripheral.reg->ODR |= (1 << gpioPeripheral.global_offset);
|
|
}
|
|
|
|
void GPIO::toggle() volatile {
|
|
SHAL_GPIO_Peripheral gpioPeripheral = getGPIORegister(m_GPIO_KEY);
|
|
gpioPeripheral.reg->ODR ^= (1 << gpioPeripheral.global_offset);
|
|
}
|
|
|
|
|
|
|
|
GPIO& GPIOManager::get(GPIO_Key key, PinMode pinMode) {
|
|
|
|
unsigned int gpioPort = getGPIOPortNumber(key);
|
|
unsigned long gpioPin = getGPIORegister(key).global_offset; //Use existing structs to get offset
|
|
|
|
if (m_gpios[gpioPort][gpioPin].m_GPIO_KEY == GPIO_Key::INVALID){
|
|
m_gpios[gpioPort][gpioPin] = GPIO(key,pinMode);
|
|
}
|
|
|
|
return m_gpios[gpioPort][gpioPin];
|
|
}
|
|
|
|
void GPIOManager::getInterruptGPIO(GPIO_Key key, TriggerMode triggerMode, EXTICallback callback) {
|
|
|
|
uint32_t gpioPort = getGPIOPortNumber(key);
|
|
uint32_t gpioPin = getGPIORegister(key).global_offset; //Use existing structs to get offset
|
|
|
|
if (m_gpios[gpioPort][gpioPin].m_GPIO_KEY == GPIO_Key::INVALID){
|
|
m_gpios[gpioPort][gpioPin] = GPIO(key,PinMode::INPUT_MODE); //Hardcode input mode for interrupt
|
|
}
|
|
|
|
RCC->APB2ENR |= RCC_APB2ENR_SYSCFGCOMPEN; //Enable EXT, TODO check if this is different across STM32 models
|
|
NVIC_EnableIRQ(getGPIOEXTICR(key).IRQN); //Enable IRQN for pin
|
|
EXTI->IMR |= (1 << gpioPin); //Enable correct EXTI line
|
|
|
|
SHAL_EXTIO_Register EXTILineEnable = getGPIOEXTICR(key);
|
|
*EXTILineEnable.EXT_ICR |= EXTILineEnable.mask; //Set bits to enable correct port on correct line TODO Find way to clear bits before
|
|
|
|
|
|
uint32_t rising_mask = 0x00;
|
|
uint32_t falling_mask = 0x00;
|
|
|
|
//Set rising and falling edge triggers based on pin offset (enabled EXTI line)
|
|
switch(triggerMode){
|
|
case TriggerMode::RISING_EDGE:
|
|
rising_mask = 1 << gpioPin;
|
|
break;
|
|
case TriggerMode::FALLING_EDGE:
|
|
falling_mask = 1 << gpioPin;
|
|
break;
|
|
case TriggerMode::RISING_FALLING_EDGE:
|
|
falling_mask = 1 << gpioPin;
|
|
falling_mask = 1 << gpioPin;
|
|
}
|
|
|
|
//Set triggers
|
|
EXTI->RTSR |= rising_mask;
|
|
EXTI->FTSR |= falling_mask;
|
|
|
|
//Set callback
|
|
registerEXTICallback(key,callback);
|
|
|
|
__enable_irq(); //Enable IRQ just in case
|
|
} |